

REVISIONS						
ZONE	REV	DESCRIPTION	CHANGED BY	DATE	CLASS REVIEW	APPROVED
A	1	ORIGINAL ISSUE				

REVISED 9-23-09
















- ROUTING NOTES:
- 1) DIFF PAIRS MATCHED @ 0.1" WITH 100 OHM IMPEDANCE
  - 2) DIFF PAIRS MATCHED @ 0.1"
  - 3) CLOCK SIGNALS - ROUTE CAREFULLY, AS SHORT AS POSSIBLE
  - 4) HIGH SPEED SIGNALS - ROUTE CAREFULLY
  - 5) JTAG SIGNALS

DTY REQS	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION	INTERNAL SPECIFICATION	ZONE	NO.
PART LIST/BILL OF MATERIAL					
DRAWING LEVEL		TASK & CONTRACTOR	LOS ALAMOS LOS ALAMOS NATIONAL LABORATORY LOS ALAMOS, NEW MEXICO 87545		
UNCLASSIFIED		CAD SYSTEM & VER.	PROJECT		
		MENTOR 2004	SCHEMATIC - FVTX FEM INTERFACE BOARD VME CONNECTORS		
UNLESS OTHERWISE SPECIFIED: DIMENSIONS ARE IN INCHES		APPROVALS	DATE	GROUP	
TOLERANCE ARE: 20 ± 0.1 30 ± 0.15 XXX ± 0.05		DESIGNED			
ANGULAR FINISH ± 125		DRAWN	M. STOFFER	06/02/09	
		CHECKED			
		ENGINEERING			
NEXT ASSEMBLY		USED ON			
APPLICATION		FILE PATH			
SIZE	CAGE CODE	DRAWING NO. & CAD FILENAME		SHEET	
D		126Y-267977		1 OF 18	
SCALE	NONE				

REVISIONS						
ZONE	REV	DESCRIPTION	CHANGED BY	DATE	CLASS REVIEW	APPROVED
A		ORIGINAL ISSUE				

REVISED 9-23-09

VME bus transceivers



LOS ALAMOS LOS ALAMOS NATIONAL LABORATORY  
LOS ALAMOS, NEW MEXICO 87545

PROJECT

FVTX FEM  
INTERFACE BOARD  
VME BUS INTERFACE  
SCHEMATIC

REV	DATE	DESCRIPTION
D		


SCALE NONE SHEET 2 OF TBD

ZONE		REV	DESCRIPTION	CHANGED BY	DATE	BASE REVIEW	APPROVED
A		1	ORIGINAL ISSUE				NR

REVISED 9-23-09

### FPGA

Connections to FPGA are not compiled yet.



CONFIGURATION MODES  
M(2:0) = 0 => master serial  
M(2:0) = 5 => JTAG

**LOS ALAMOS** LOS ALAMOS NATIONAL LABORATORY  
LOS ALAMOS, NEW MEXICO 87545

PROJECT

FVTX FEM  
INTERFACE BOARD  
FPGA


SCHEMATIC

DATE: D CASE CODE: DRAWING NO & CAD FILENAME: 126Y-267977 SHEET 3 OF XXXX

REVISIONS						
ZONE	REV	DESCRIPTION	CHANGED BY	DATE	CLASS REVIEW	APPROVED
A		ORIGINAL ISSUE				

REVISED 9-23-09

### FPGA POWER



### 1.2V Regulator

LOS ALAMOS LOS ALAMOS NATIONAL LABORATORY  
LOS ALAMOS, NEW MEXICO 87545





PROJECT

FVIX FEM  
INTERFACE BOARD  
POWER  
SCHEMATIC

SIZE D	CAGE CODE	DRAWING NO & CAD FILENAME 126Y-267977
SCALE NONE	SHEET 4	OF XXXX

REVISIONS						
ZONE	REV	DESCRIPTION	CHANGED BY	DATE	CLASS REVIEW	APPROVED
A		ORIGINAL ISSUE				

REVISED 9-23-09



LOS ALAMOS LOS ALAMOS NATIONAL LABORATORY  
LOS ALAMOS, NEW MEXICO 87545

PROJECT


FVIX FEM  
INTERFACE BOARD  
POWER  
SCHEMATIC

SIZE D	CAGE CODE	DRAWING NO. & CAD FILENAME 126Y-267977
SCALE NONE	SHEET 5	OF XXX

REVISIONS						
ZONE	REV	DESCRIPTION	CHANGED BY	DATE	BASED REVIEW	APPROVED
A		ORIGINAL ISSUE				

REVISED 9-23-09

### MOD5270 ETHERNET BOARD




LOS ALAMOS LOS ALAMOS NATIONAL LABORATORY LOS ALAMOS, NEW MEXICO 87545			
PROJECT			
FVFX FEM INTERFACE BOARD			
ETHERNET INTERFACE SCHEMATIC			
SIZE D	CASE CODE	DRAWING NO & CAD FILENAME 126Y-267977	
SCALE NONE	SHEET 6		OF XXX

REVISIONS						
ZONE	REV	DESCRIPTION	CHANGED BY	DATE	CLASS REVIEW	APPROVED
A		ORIGINAL ISSUE				

REVISED 9-23-09

### GLINK BOARD



LOS ALAMOS LOS ALAMOS NATIONAL LABORATORY  
LOS ALAMOS, NEW MEXICO 87545

PROJECT


FVTX FEM  
INTERFACE BOARD  
G-LINK INTERFACE  
SCHEMATIC

SIZE	CAGE CODE	DRAWING NO & CAD FILENAME
D		126Y-267977
SCALE	NONE	SHEET 7 of XXXX


REVISIONS						
ZONE	REV	DESCRIPTION	CHANGED BY	DATE	CLASS REVIEW	APPROVED
A	1	ORIGINAL ISSUE				

REVISED 9-23-09


### DIFFERENTIAL CONVERSION




### FRONT PANEL LEADS




### PN WP914CK/4GDT




### FRONT PANEL JTAG HEADER




### TEST OUTPUT HEADER



### RESET SWITCH




### FPGA CONFIGURATION MODE HEADER




CONFIGURATION MODES  
M(2:0) = 0 => master serial  
M(2:0) = 5 => JTAG  
(Need 0.1" spacing jumpers)

### USB/ETHERNET SWITCH



### FPGA JTAG HEADER




LOS ALAMOS		LOS ALAMOS NATIONAL LABORATORY	
PROJECT		LOS ALAMOS, NEW MEXICO 87545	
FVTX FEM INTERFACE BOARD CLOCK DIFFERENTIAL CONVERTERS, FRONT PANEL CONNECTIONS			
SCHEMATIC			
SIZE D	CAGE CODE	DRAWING NO. & TAG FILENAME 126Y-267977	
SCALE NONE	SHEET 8 of XXXX		



REVISIONS						
ZONE	REV	DESCRIPTION	CHANGED BY	DATE	CLASS REVIEW	APPROVED
A		ORIGINAL ISSUE				

REVISED 9-23-09



LOS ALAMOS LOS ALAMOS NATIONAL LABORATORY  
 LOS ALAMOS, NEW MEXICO 87545


PROJECT

FVTX FEM  
 INTERFACE BOARD  
 USB MODULE  
 SCHEMATIC

SIZE D	CASE CODE	DRAWING NO & CAD FILENAME 126Y-267977
SCALE NONE	SHEET 9 of XXXX	

REVISIONS						
ZONE	REV	DESCRIPTION	CHANGED BY	DATE	CLASS REVIEW	APPROVED
A		ORIGINAL ISSUE				

REVISED 9-23-09



LOS ALAMOS				LOS ALAMOS NATIONAL LABORATORY LOS ALAMOS, NEW MEXICO 87545		
PROJECT						
FVTX FEM INTERFACE BOARD FIBER OPTIC MODULES SCHEMATIC						
SIZE D	CAGE CODE	DRAWING NO. & CAD FILENAME 126Y-267977				
SCALE NONE	SHEET			10 of XXXX		